Moore and Mealy Type synchronous state machine

QuestionsCategory: QuestionsMoore and Mealy Type synchronous state machine
Peter asked 1 year ago

Moore and Mealy Type synchronous state machine
In this task, a synchronous state machine is considered clocked on the leading edge (the upward flank) of
clock signal φ. The state machine has an input in as well as an output x.
The mode machine’s operation can be described by the output x assuming the value “1”, when and only when
input i has assumed the value “1” in just one of the last two clock cycles
a) Write down a state diagram for a Moore type synchronous state machine, discuss whether the state machine contains equivalent (superfluous) states, and specify which states can
merges.

b) Write a state diagram for a Mealy-type synchronous state machine
c) For timing, indicate the behavior of the state machines when the inputs are applied “00011100101”.
Hope someone can help 🙂

1 Answers
Techtuna Staff answered 1 year ago

Gen Sile ackne has npland aulpu 0y? e eを lo sttwo cleck Cyclet %, In lost two e clect cycie when put changes as a mcore Stat
niial Slate S2 z O S3 Y moore ivalent output Skate so rat b) mealy Siate mochine mealy fsm output depends on uat stle as d sn
rese 52 Timing drag
Timing iagtmme Stat S,O SS2 So 1